




PROBLEM 3 (10 PTS)

- Given two 4-bit signed (2's complement) numbers  $A, B$ , sketch the circuit that computes  $(A - B) \times 3$ . You can only adder units (or full adders if you prefer) and logic gates. Make sure your circuit avoids overflow.

$$(A - B) \times 3 = (A - B) \times 2 + (A - B)$$

Worst case:  $15 \times 3 = 45$ . 45 requires 7 bits, thus, we need to sign extend the operand  $(A - B) \times 2$  on the last addition.



PROBLEM 4 (17 PTS)

- a) Perform the following additions and subtractions of the following unsigned integers. Use the fewest number of bits  $n$  to represent both operators. Indicate every carry (or borrow) from  $c_0$  to  $c_n$  (or  $b_0$  to  $b_n$ ). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher byte. (6 pts.)

✓  $29 - 51$

Borrow out!  $\rightarrow$   $b_6=1$

$$\begin{array}{r} 29 = 0x1D = 0\ 1\ 1\ 1\ 0\ 1\ - \\ 51 = 0x33 = 1\ 1\ 0\ 0\ 1\ 1 \\ \hline 1\ 0\ 1\ 0\ 1\ 0 \end{array}$$

✓  $41 + 37$

Overflow!  $\rightarrow$   $c_6=1$

$$\begin{array}{r} 41 = 0x29 = 1\ 0\ 1\ 0\ 0\ 1\ + \\ 37 = 0x25 = 1\ 0\ 0\ 1\ 0\ 1 \\ \hline 1\ 0\ 0\ 1\ 1\ 1\ 0 \end{array}$$

- b) Perform the following operations, where numbers are represented in 2's complement. Indicate every carry from  $c_0$  to  $c_n$ . For each case, use the fewest number of bits to represent the summands and the result so that overflow is avoided. (8 pts.)

✓  $62 - 79$

$n = 8$  bits

$$\begin{array}{r} c_8 \oplus c_7 = 0 \\ \text{No Overflow} \\ 62 = 0\ 0\ 1\ 1\ 1\ 1\ 1\ 0\ + \\ -79 = 1\ 0\ 1\ 1\ 0\ 0\ 0\ 1 \\ \hline -17 = 1\ 1\ 1\ 0\ 1\ 1\ 1\ 1 \\ -62 + 79 = -17 \in [-2^7, 2^7-1] \rightarrow \text{no overflow} \end{array}$$

✓  $-53 - 26$

$n = 7$  bits


$$\begin{array}{r} c_7 \oplus c_6 = 1 \\ \text{Overflow!} \\ -53 = 1\ 0\ 0\ 1\ 0\ 1\ 1\ + \\ -26 = 1\ 1\ 0\ 0\ 1\ 1\ 0 \\ \hline 0\ 1\ 1\ 0\ 0\ 0\ 1 \\ -53 - 26 = -79 \notin [-2^6, 2^6-1] \rightarrow \text{overflow!} \end{array}$$

To avoid overflow:  $n = 8$  bits (sign-extension)

$$\begin{array}{r} c_8 \oplus c_7 = 0 \\ \text{No Overflow} \\ -53 = 1\ 1\ 0\ 0\ 1\ 0\ 1\ 1\ + \\ -26 = 1\ 1\ 1\ 0\ 0\ 1\ 1\ 0 \\ \hline 1\ 0\ 1\ 1\ 0\ 0\ 0\ 1 \\ -53 - 26 = -79 \in [-2^7, 2^7-1] \rightarrow \text{no overflow} \end{array}$$

c) Get the multiplication result of the following numbers that are represented in 2's complement arithmetic with 4 bits. (3 pts.)


✓  $-5 \times 7$




**PROBLEM 5 (10 PTS)**

- Given the following circuit, complete the timing diagram (signals DO and DATA). The LUT 4-to-4 implements the following function:  $OLUT = \lceil \sqrt{ILUT} \rceil$ . For example:  $ILUT = 1100 \rightarrow OLUT = 0100$

Input data to LUT is treated as an unsigned number.




- $\lceil \sqrt{9} \rceil = 3$
- $\lceil \sqrt{13} \rceil = 4$
- $\lceil \sqrt{5} \rceil = 3$
- $\lceil \sqrt{3} \rceil = 2$



**PROBLEM 6 (17 PTS)**

- Sketch the circuit that implements the following Boolean function:  $f = a \oplus b \oplus c \oplus d$ . Recall that  $a \oplus b \oplus c \oplus d = (a \oplus b) \oplus (c \oplus d)$ .  
 ✓ Using ONLY an 8-to-1 MUX and 'NOT' gates. (3 pts.)

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0



- Implement the previous circuit using ONLY 2-to-1 MUXs (AND, OR, NOT, XOR gates are not allowed). (14 pts.)  
 $f(a, b, c, d) = \bar{a}f(0, b, c, d) + af(1, b, c, d) = \bar{a}(b \oplus (c \oplus d)) + a(\bar{b} \oplus (c \oplus d)) = \bar{a}g(b, c, d) + ah(b, c, d)$


$$g(b, c, d) = \bar{b}g(0, c, d) + bg(1, c, d) = \bar{b}(c \oplus d) + b(\bar{c} \oplus \bar{d})$$

$$h(b, c, d) = \bar{b}h(0, c, d) + bh(1, c, d) = \bar{b}(c \oplus \bar{d}) + b(c \oplus d)$$

$$t(c, d) = c \oplus d = \bar{c}t(0, d) + ct(1, d) = \bar{c}(d) + c(\bar{d})$$

$$u(c, d) = \bar{c} \oplus \bar{d} = \bar{c}u(0, d) + cu(1, d) = \bar{c}(\bar{d}) + c(d)$$


Also:  $\bar{d} = \bar{d}(1) + d(0)$



PROBLEM 7 (15 PTS)

- Complete the timing diagram of the following circuit. The VHDL code (tst.vhd) corresponds to the shaded circuit.

$$d = d_1d_0, w = w_1w_0, r = r_2r_1r_0, y = y_3y_2y_1y_0$$



architecture bhv of tst is

```
begin
  process (d, u)
  begin
    r <= d & '0';
    if u = '1' then
      r <= '1' & d;
    end if;
  end process;
end bhv;
```

```
library ieee;
use ieee.std_logic_1164.all;
entity tst is
  port (d: in std_logic_vector(1 downto 0);
        r: out std_logic_vector(2 downto 0);
        u: in std_logic);
end tst;
```

